Formal Specification And Verification Of Secure Information Flow For Hardware Platforms